美国专利US20010004332A1 NROM cell with improved programming, erasing and cycling

专利PDF首页>>美国专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
A nitride programmable read only memory (NROM) cell with a pocket implant self-aligned to at least one bit line junction. Alternatively, the bit line junction(s) can have a thin area of effective programming and erasing located nearby. Further alternatively, the channel can have a threshold voltage level implant which has a low voltage level in a central area of the channel and which has a peak of high voltage level near at least one of the bit line junctions. With one pocket implant, the NROM cell stores one bit. With two pocket implants, the NROM cell stores two bits.
公开号:US20010004332A1
申请号:US09/778,502
申请日:2001-02-07
公开日:2001-06-21
发明作者:Boaz Eitan
申请人:Spansion Israel Ltd；
IPC主号:H01L27-11568

专利说明:
[0001] The present invention relates to FLASH, electrically erasable, programmable read only memory (EEPROM) and nitride, programmable read only memory (NROM) cells in general. [0001] BACKGROUND OF THE INVENTION
[0002] Dual bit cells are known in the art although they are not common. Some dual bit cells have multiple threshold voltage levels, where every two threshold voltage levels together store a different bit. Others store one bit on either side of the cell. A dual bit cell of the latter kind, known as nitride, programmable read only memory (NROM) cell, is described in Applicant's copending U.S. patent application Ser. No. 08/905,286, entitled “Two Bit Non-Volatile Electrically Erasable And Programmable Semiconductor Memory Cell Utilizing Asymmetrical Charge Trapping” which was filed Aug. 1, 1997. The disclosure of the above-identified application is incorporated herein by reference. [0002]
[0003] FIGS. 1A, 1B and [0003] 1C, to which reference is now made, schematically illustrate the dual bit NROM cell. The cell has a single channel 100 between two bit lines 102 and 104 but two separated and separately chargeable areas 106 and 108. Each area defines one bit. For the dual bit cell of FIGS. 1, the separately chargeable areas 106 and 108 are found within a nitride layer 110 formed in an oxide-nitride-oxide sandwich (layers 109, 110 and 111) underneath a polysilicon layer 112.
[0004] To read the left bit, stored in area [0004] 106, right bit line 104 is the drain and left bit line 102 is the source. This is known as the “read through” direction, indicated by arrow 113. To read the right bit, stored in area 108, the cell is read in the opposite direction, indicated by arrow 114. Thus, left bit line 102 is the drain and right bit line 104 is the source.
[0005] FIG. 1B generally indicates what occurs within the cell during reading of the left bit of area [0005] 106. An analogous operation occurs when reading the right bit of area 108.
[0006] To read the left bit in area [0006] 106, the left bit line 102 receives the source voltage level V_s, typically of 0V, and the right bit line 104 receives the drain voltage V_d, typically of 2V. The gate receives a relatively low voltage V_g, which typically is a low voltage of 3V.
[0007] The presence of the gate and drain voltages V[0007] _gand V_d, respectively, induce a depletion layer 54 and an inversion layer 52 in the center of channel 100. The drain voltage V_dis large enough to induce a depletion region 55 near drain 104 which extends to the depletion layer 54 of channel 100. This is known as “barrier lowering” and it causes “punch-through” of electrons from the inversion layer 52 to the drain 104. The punch-through current is only minimally controlled by the presence of charge in right area 108 and thus, the left bit can be read irrespective of the presence or absence of charge in right area 108.
[0008] Since area [0008] 106 is near left bit line 102 which, for this case, acts as the source (i.e. low voltage level), the charge state of area 106 will determine whether or not the inversion layer 52 is extended to the source 102. If left area 106 has a threshold implant, then the voltage thereacross will not be sufficient to extend inversion layer 52 to the source 102 and a “0” will be read. The opposite is true if area 106 has no charge.
[0009] Like floating gate cells, the cell of FIGS. 1A and 1B is erasable and programmable. Thus, the charge stored in areas [0009] 106 and 108 can change over time in response to a user's request.
[0010] For NROM cells, each bit is programmed in the direction opposite that of its reading direction. Thus, to program left bit in area [0010] 106, left bit line 102 receives the high programming voltage (i.e. is the drain) and right bit line 104 is grounded (i.e. is the source). This is shown in FIG. 1C. The opposite is true for programming area 108.
[0011] The high programming voltage pulls electrons from the source [0011] 104. As the electrons speed up toward the drain 102, they eventually achieve enough energy to “jump” into the nitride layer 110. This is known as “hot electron injection” and it only occurs in the area close to the drain 102. When the drain voltage is no longer present, the oxide layer 109 prevents the electrons from moving back into the channel 100.
[0012] The bits are erased in the same directions that they are programmed. However, for erasure, a negative erasure voltage is provided to the gate [0012] 112 and a positive voltage is provided to the bit line which is to be the drain. Thus, to erase the charge in left area 106, the erase voltage is provided to left bit line 102. The highly negative erase voltage creates an electric field in the area near the left bit line 102 which pulls the electrons stored in the area close to the drain. However, the electric field is strong only close to the drain and thus, the charge in right area 108 is not depleted.
[0013] Typically, programming and erasure are performed with pulses of voltage on the drain and on the gate. After each pulse, a verify operation occurs in which the threshold voltage level of the cell (i.e. the level at which the cell passes current) is measured. During programming, the threshold voltage level Vtp is steadily increased so that the cell will not pass any significant current during a read operation. During erasure, the opposite is true; the threshold voltage level Vte is decreased until a significant current is present in the cell during reading. [0013]
[0014] Unfortunately, multiple erase and programming cycles change the number of pulses needed to achieve the desired threshold voltage levels. For the pulses, either the voltage level can remain constant and the number of pulses can be increased or the voltage level can be increased until the desired threshold voltage level is achieved. [0014]
[0015] The cell will no longer function once the gate voltage required for erasure is too negative and/or the number of programming pulses is reduced to one. [0015]
[0016] FIGS. 2A, 2B and [0016] 2C present experimental results of multiple programming and erase cycles, on log-linear charts. In this experiment, the gate voltage level for erasure was increased, as necessary, and the cell ceased to function after 20,000 cycles.
[0017] FIG. 2A graphs the programming and erase threshold voltage levels for both bits. Curves [0017] 60 and 62 illustrate the programming threshold voltage levels for the left and right bits, respectively, where the threshold voltage level for the right bit is measured in the forward (and not the reverse) direction. Curves 64 and 66 illustrate the erase threshold voltage levels for the left and right bits, respectively. It is noted that all curves remain relatively constant until about 2000 cycles at which point the threshold voltage levels increase. It is also noted that the programming threshold voltage level for the left bit, read in the reverse direction, is significantly higher than that for the right bit. However, the erase threshold voltage levels of each bit are smaller than their programming threshold voltage levels.
[0018] FIG. 2B illustrates the read current Ir after programming (curve [0018] 70) and after erasure (curve 72). The both currents decrease strongly after about 4000 cycles.
[0019] FIG. 2C illustrates the number of programming pulses (curve [0019] 74) and the gate voltage during erasure (curve 76). The number of programming pulses drops to one and the gate voltage drops from −6V to −9V after about 3000 cycles. SUMMARY OF THE INVENTION
[0020] An object of the present invention is to provide an improved NROM cell which can endure an increased number of programming and erase cycles. [0020]
[0021] There is therefore provided, in accordance with a preferred embodiment of the present invention, an NROM cell having a double pocket implant self-aligned to at least one of its bit line junctions. Alternatively, the bit line junction(s) can have a thin area of effective programming and erasing located nearby. Further alternatively, the channel can have a threshold voltage level implant which has a low voltage level in a central area of the channel and which has a peak of high voltage level near at least one of the bit line junctions. [0021]
[0022] Specifically, in accordance with a preferred embodiment of the present invention, the NROM cell includes a channel, two diffusion areas on either side of the channel, each diffusion area having a junction with the channel, an oxide-nitride-oxide (ONO) layer over at least the channel, a polysilicon gate at least above the ONO layer and a pocket implant self-aligned to one or both of the junctions. [0022]
[0023] Moreover, in accordance with a preferred embodiment of the present invention, the pocket implant can be formed of one or two types of materials. If the latter is true, then the locations of maximum concentration of the two types of materials are separate from each other. For example, the two types of materials might be Boron and Phosphorous wherein the Boron has a location of maximum concentration closer to the junction than the location of maximum concentration of the Phosphorous. [0023]
[0024] Additionally, in accordance with a preferred embodiment of the present invention, a programmed bit has negative charge and an erased bit has positive charge stored in a portion of the ONO layer near the junction. [0024]
[0025] Further, in accordance with a preferred embodiment of the present invention, the two oxide layers of the ONO layer are of 50-100 Å and the nitride layer is 20-50 Å. [0025]
[0026] Still further, in accordance with a preferred embodiment of the present invention, the Boron implant is 30-120 Kev up to a dose of 1-5×10[0026] ¹³per cm²and the Phosphorous implant is 30-100 Kev up to a dose of 0.5-2.5×10¹³per cm².
[0027] In accordance with an alternative preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer, a polysilicon gate and a threshold voltage level implant which has a low voltage level in a central area of the channel and which has a peak of high voltage level near one or both of the junctions. [0027]
[0028] Further, in accordance with a preferred embodiment of the present invention, a programmed bit has negative charge and an erased bit has positive charge stored in a portion of the ONO layer near the peak(s) of threshold voltage. [0028]
[0029] Still further, in accordance with a preferred embodiment of the present invention, a programmed bit raises the effective threshold voltage level in the area of the peak to a level above the high voltage level and an erased bit lowers the effective threshold voltage level in the area of the peak to the low voltage level. [0029]
[0030] There is also provided, in accordance with a further alternate, preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer, a polysilicon gate and a thin area of effective programming and erasing located near one or both of the junctions. [0030]
[0031] There is further provided, in accordance with a further alternate, preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer, a polysilicon gate and means for enabling generally full erasure of previously programmed charge. [0031]
[0032] There is still further provided, in accordance with a further alternate, preferred embodiment of the present invention, the NROM cell can include the channel, two diffusion areas on either side of the channel, an ONO layer and a polysilicon gate. In this embodiment, a programmed bit has negative charge and an erased bit has positive charge stored in portions of the ONO layer near one or both of the junctions. [0032]
[0033] Additionally, in accordance with a preferred embodiment of the present invention, the amount of negative charge to be stored is less than twice a standard unit of negative charge. [0033]
[0034] Finally, in accordance with a preferred embodiment of the present invention, a programmed bit has a reduced electric field therein. [0034] BRIEF DESCRIPTION OF THE DRAWINGS
[0035] The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which: [0035]
[0036] FIGS. 1A, 1B and [0036] 1C are schematic illustrations of the operation of a prior art dual bit, nitride programmable read only memory (NROM) cell;
[0037] FIGS. 2A, 2B and [0037] 2C are graphical illustrations of experimental results of multiple programming and erase cycles, on log-linear charts;
[0038] FIGS. 3A and 3B are schematic illustrations of the state of the NROM cell of the prior art after the first cycle of programming and erasure, respectively; [0038]
[0039] FIGS. 3C and 3D are schematic illustrations of the state of the NROM cell of the prior art after the 20,000[0039] ^thcycle of programming and erasure, respectively;
[0040] FIGS. 4A and 4B are schematic illustrations of two alternative embodiments of an NROM cell, constructed and operative in accordance with a preferred embodiment of the present invention, wherein the cell of FIG. 4A has single pocket implants and the cell of FIG. 4B has double pocket implants; [0040]
[0041] FIGS. 5A and 5B are graphical illustrations of the lateral channel field and the channel potential for the cells of FIGS. 4A and 4B; [0041]
[0042] FIG. 6 is a graphical illustration of the general shape of the threshold voltage level for the cells of FIGS. 4A and 4B; [0042]
[0043] FIGS. 7A, 7B, [0043] 7C, 7D, 7E and 7F are schematic illustrations of the manufacturing process for a row of NROM cells of the present invention; and
[0044] FIGS. 8A and 8B are schematic illustrations of two single bit embodiments of an NROM cell, constructed and operative in accordance with a second preferred embodiment of the present invention, wherein the cell of FIG. 8A has a single pocket implant and the cell of FIG. 8B has a double pocket implant. [0044] DETAILED DESCRIPTION OF THE PRESENT INVENTION
[0045] Applicant believes that a significant source of the breakdown of the cell is charge trapped far from the relevant drain junction, which charge is hard to erase. This is shown in FIGS. 3A, 3B, [0045] 3C and 3D, to which reference is now made.
[0046] FIGS. [0046] 3 show the charge stored in right area 108 of the nitride layer as a function of distance along the channel for one cell. FIG. 3A shows that, after the first cycle of programming, a significant amount of charge, labeled 80, is stored close to the right bit line, which is the drain for programming and erasure. As one moves away from the drain, the amount of charge reduces, eventually to zero. FIG. 3B shows the amount of charge, labeled 82, left after the first erase cycle. The erase electric field is typically so effective that it removes extra electrons (more than were present in charge 80) such that section 82 is positive while section 80 is negative. Section 82 is thus, hatched, to indicate that it is positively charged.
[0047] FIGS. 3C and 3D parallel FIGS. 3A and 3B, respectively, but for after 20,000 cycles. After programming, there is a significant charge, labeled [0047] 84, close to the drain, as in FIG. 3A. However, there is also another section of charge, labeled 86, further from the drain, which diffused there over time and was not erased during from previous erase cycles. After the 20,000^therase cycle, the extra section 86 still remains and is negatively charged, though the previously programmed section 84 has become positively charged section 88.
[0048] As can be understood from the above discussion, the diffused charge, in section [0048] 86, is not erased during erasure operations and remains trapped there. Trapped charge 86 acts as partially programmed charge. It is due to trapped charge 86 that the fewer and fewer programming pulses are required to achieve the programmed threshold voltage level (since the bit is already, in effect, partially programmed) and that more and more erasure pulses are required to achieve the erase threshold voltage level (since trapped charge 86 is not removed).
[0049] Furthermore, the trapped charge [0049] 86 effects the reverse read (curves 60 and 64 of FIG. 2A) but not the forward read (curves 62 and 66), which is why the two sets of curves are so different. The negative charge far from the source affects the reverse read since the forward read punches through the region under the trapped charge 86.
[0050] Applicant believes that the buildup of trapped charge [0050] 86 occurs due to slow hot electron programming in the areas away from the drain where the lateral electric field, though smaller, still is enough to inject electrons. Trapped charge 86 is not erased since the erase electric field is only strong enough to erase in the areas very close to the drain.
[0051] Applicant has realized that, to reduce the charge trapping “far” from the bit line junctions, the field far from the junctions must be reduced. However, this field reduction should not adversely affect the programming efficiency. Thus, the high field must be produced near the bit line junction only. [0051]
[0052] Reference is now made to FIGS. 4A and 4B which illustrate an NROM cell, constructed and operative in accordance with two preferred embodiments of the present invention. FIGS. 4A and 4B are similar to FIGS. [0052] 1 and thus, similar reference numerals refer to similar elements. Reference is also made to FIGS. 5A and 5B which are graphs of the lateral channel field and the distribution of channel potential, respectively, for the NROM cells of FIGS. 4A and 4B and for a prior art NROM cell.
[0053] The NROM cell comprises the channel [0053] 100 between the bit lines 102 and 104, the oxide-nitride-oxide sandwich of layers 109, 110, 111, respectively, and the polysilicon gate 112. A blanket threshold implant is present in the channel, though not shown specifically. In addition, in accordance with preferred embodiments of the present invention, the NROM cell comprises either one or two extra implants self-aligned to each the junction of each bit line with the channel 100. FIG. 4A shows a Boron implant 120 and FIG. 4B shows Boron implant 120 with a Phosphorous implant 122.
[0054] The Boron implant [0054] 120 is designed to have a maximum concentration near the bit line 102 or 104 while the Phosphorous implant 122 is designed to have a maximum concentration away from the bit line 102 or 104.
[0055] The single pocket implant of Boron [0055] 120, in the embodiment of FIG. 4A, increases the threshold voltage level and, correspondingly, the lateral field, of the cell in the area near each bit line. Since Boron creates holes and Phosphorous creates free electrons, the combined profile, in the embodiment of FIG. 4B, is the difference of the two concentrations throughout the channel. Thus, the “double pocket” implant heightens the lateral field near the bit lines 102 and 104 but significantly reduces the lateral field in the rest of the channel 100.
[0056] In both embodiments, the implants are used to shape the lateral channel field so that it is high only close to the bit line junction and so that it drops significantly thereafter. This is shown in FIGS. 5A and 5B which graph of the channel field and potential, respectively, versus the location along the channel [0056] 100 for the right bit, for both embodiments and for the prior art. For these figures, the left bit line acts as the source and the right bit line acts as the drain. Position 130 is the location of the maximum concentration of Boron and position 132 is the location of the maximum concentration of the Phosphorous implant, if present.
[0057] In each Figure, three curves are shown. For FIG. 5A, curve [0057] 134 indicates the lateral field with only a blanket threshold Vt implant, curve 136 indicates the lateral field with a single pocket implant, and curve 138 indicates the lateral field with the double pocket implant.
[0058] As can be seen in curve [0058] 134, when only a blanket Vt implant is present, the lateral field gently increases in the direction of the drain junction. Similarly for the lateral field of a cell with a single pocket implant, except that, as shown in curve 136, the field is lower throughout most of the channel, increasing significantly in the vicinity of the Boron implant, near the drain junction. In fact, near the drain junction, the cell with the single pocket implant has a stronger lateral field than the cell with no pocket implants (curve 134).
[0059] For the double pocket implant, as seen in curve [0059] 138, the lateral field has a sharp dip 139 in the vicinity of the maximum concentration 132 of the Phosphorous implant and increases sharply toward the drain junction. It is noted that the lateral field is higher near the drain for the double implant than for either the single implant or no implant.
[0060] Similarly, for the channel potential of FIG. 5B. Curve [0060] 140 graphs the potential for an NROM cell without no implants, curve 141 graphs the potential of a cell with the single pocket implant and curve 142 graphs the potential of a cell with the double pocket implant. The channel potential starts at the 0V of the source and drops towards the negative V_dof the drain for all embodiments.
[0061] With the double pocket implant, the drain voltage is present only in the very close vicinity of the drain (curve [0061] 142). For the single pocket implant (curve 141), the drain voltage is spread over a slightly larger area near the drain while for the cell of no implants (curve 140), the drain voltage is spread over a significant area away from the drain.
[0062] As indicated by FIGS. 5A and 5B, the single and double pocket implants maintain the effect of the drain voltage (high lateral field and strongly negative voltage level) in the vicinity of the drain. For the double pocket implant, there is a sharp drop-off away from the drain. [0062]
[0063] For both embodiments, the generally thin area of effect forces the programmed charge to remain in a thin area of the nitride [0063] 110 (FIGS. 4). This improves programming speed when programming ‘this’ bit. Furthermore, since the programmed charge is maintained in an area near the drain, the erase voltage generally removes all of the charge for this bit. The thin area of effect also ensures effective punchthrough when reading the ‘other’ bit.
[0064] Reference is now made to FIG. 6 which illustrates the threshold voltage level throughout the cell after implantation. As can be seen, the threshold voltage level is low (labeled [0064] 150) throughout most of the channel with peaks 152 near the bit line junctions 102 and 104. The height and width of the peaks 152 is a function of the number of implants (one or two) and the locations of maximum concentration of the implant or implants. In general, the general threshold voltage level 150 is at a low level, of about 1V, while the peaks 152 reach a much higher level, such as about 2V.
[0065] Thus, in the areas to be programmed, the threshold voltage level of the cell starts higher than the standard 1.5V. Furthermore, once a bit has been programmed, for example, with a single unit −Q of charge, the threshold voltage level in the area of interest rises to a programmed level [0065] 154, such as of 3V. The programmed threshold voltage level is indicated with dashed lines.
[0066] Upon erasure, the threshold voltage level of the cell, as indicated with dotted lines, drops to the general level [0066] 150 of the center of the cell. As this is below the original threshold voltage level 152 in the drain area, the cell is now erased to a positive charge level, for example of +Q, at least in the area near the bit line junction. To reprogram the cell, one must provide enough negative charge to counter the positive erase state and to bring the cell to the negative level of being programmed. This is opposed to the prior art which programs to the negative level of being programmed (e.g. −2Q) and erases to the initial, non-charged state (e.g. 0).
[0067] It will be appreciated that measuring the change in state between the negative charge, such as −Q, of programming and the positive charge, such as +Q, of erasure is generally easier than measuring, as in the prior art, the difference between the negative charge −2Q of programming and the non-charged state of erasure 0Q. It will further be appreciated that the ratio of positive to negative charge does not have to be equal; other ratios, such as 0.25:1.75 are also possible and are incorporated into the present invention. [0067]
[0068] It will still further be appreciated that the low amounts of charge (−1Q or −1.75Q vs. −2Q) reduce the size of the field caused by the presence of charge within the nitride layer. This reduced field helps retain the charge within its desired location. [0068]
[0069] Furthermore, since only the threshold voltage level of the peaks [0069] 152 is actively involved in the programming and erasure process, the general level 150 of the center of the cell can be set to any desired low level.
[0070] Reference is now made to FIGS. 7A, 7B, [0070] 7C, 7D, 7E and 7F which illustrate an exemplary method of producing the cell of the present invention.
[0071] Initially, and as shown in FIG. 7A, the oxide, nitride and oxide layers [0071] 160, 162 and 164, respectively, are grown on top of a substrate 166, to form the basis of the ONO structure. Typical thicknesses of layers 160, 162 and 164 are 50-100 Å, 20-50 Å, 50-100 Å, respectively. If desired, a p-well or blanket threshold implant, of 5-10³per cm³can be provided to the substrate 166 prior to growing the ONO layers.
[0072] A bit line mask [0072] 168 is laid down next. The mask is formed of columns laid over the locations of the future channels. The bit lines are to be implanted between the columns 168 and are thus, self-aligned to the future channels. The bit line mask can be formed of a hardened photoresist or of a thick oxide.
[0073] In accordance with a preferred embodiment of the present invention, the bit line mask [0073] 168 is a layer of photoresist hardened with ultraviolet (UV) after being laid down. This makes a hard mask which is not removable using the standard photoresist removal solvents.
[0074] An alternative bit line mask [0074] 168 can be formed of a thick oxide layer, of a minimal thickness of 1000 Å. Such a mask is formed by first depositing a thick oxide layer, typically utilizing the low pressure, chemical vapor deposit (LPCVD) process. A layer of photoresist is then deposited in the desired column pattern after which the oxide found between the photoresist columns is etched away, typically using a dry etch process. The photoresist layer is removed and the thick oxide, bit line mask 168 remains. The thick oxide mask cannot be removed during standard, solvent, photoresist removal techniques.
[0075] As shown in FIG. 7B, the ONO layers are etched, using a dry etch or wet / dry combination, to remove the oxide and nitride layers between the columns of the bit line mask [0075] 168. The lower oxide layer 160 remains between the columns of the bit line mask 168 to implant through the oxide. This is commonly performed in the art to reduce channeling.
[0076] The bit lines [0076] 104 are then implanted between the columns of the bit line mask 168. Typically, the implant operation is 45 Kev of Arsenic, up to a dose of 2-6×10¹⁵per cm². Other implants and dosage levels are also contemplated and are within the scope of the present invention.
[0077] At this point, the right and left bit line junctions of each cell are separately implanted. For each side, the same operation occurs. A threshold pocket implant, of one or two implant materials, is provided at an angle to the vertical, thereby implanting, in a self-aligned manner, into the bit line junctions as well as into part of the open bit lines near the bit line junctions. The process is then repeated for the other side. [0077]
[0078] FIG. 7C shows the operation for left bit line junctions [0078] 170 of one row of cells and indicates the threshold implant with arrows 172. The implant can be any suitable threshold pocket implant. For a single implant, it can be Boron at 30-120 Kev up to a dose of 1-5×10¹³per cm². The second implant, if there is one, can be Phosphorous at 30-100 Kev up to a dose of 0.5-2.5×10¹³per cm². The remaining discussion of the manufacturing process will use the term “implant” to refer to either a single implant or a double implant unless otherwise stated.
[0079] The implant is at an angle of 15-45° to the right of vertical. Since the bit line mask [0079] 168 covers the channels of all cells, the implant has access only to the left bit line junctions. The implant is to the right of the vertical since the left bit line junctions are on the right of the open bit lines (which is to the left of the neighboring channel). As indicated by the arrows 172, the angled implant accesses the left bit line junction and a portion of the open bit lines to the left of the junction. The implant is, thus, self-aligned to the left bit line junctions 170 of the channels.
[0080] The implant dosage must be high enough to ensure sufficient implantation into the channel portion of the bit line junction such that some implant remains even if the bit line later diffuses into the channel. The implant which reaches the rightmost portion of the bit line has no effect on the function of the cell; instead, the implant adds to the bit line implant dosage. Since the threshold implant dosage is two orders of magnitude lower than the bit line implant dosage, it does not affect the dosage within the bit line. [0080]
[0081] The choice of angle is typically based on the desired location of maximum concentration for each implant material and is typically 15-45°. The thickness of the bit line mask [0081] 168 affects the amount of shadowing and is a function of the angle of the implant, as follows:
[0082] Let S be the amount of the bit line [0082] 104, from the bit line mask 168, to be shadowed, let h1 be the thickness of the bit line mask 168 and let a be the angle from the vertical of the implant, then:
[0083] For example, if the desired shadowing S is 800 Å and the angle α is 20°, then the thickness h[0083] 1 is 2197 Å.
[0084] FIG. 7D illustrates the threshold implant operation for the right bit line junctions [0084] 176. The implant, labeled by arrows 174, is at the same angle as before; however, for the right bit line junctions 176, the implant angle is to the left of vertical.
[0085] It will be appreciated that the bit line mask [0085] 168 is both a bit line mask and a threshold pocket implant mask. Thus, the bit line implant can occur before the pocket implants, as shown, or afterwards. It will further be appreciated that the order for implanting the pocket implant into the right and left bit line junctions is not significant nor does it affect the self-alignment of the implants to the bit line junctions.
[0086] Once all of the relevant bit line junctions have been implanted, the bit line mask [0086] 168 is removed. For UV hardened photoresist, this process involves a plasma removal process of the top photoresist layer followed by standard solvent photoresist removal techniques. If the bit line mask 168 is formed of a thick oxide layer, it is removed with a standard wet etch.
[0087] Following removal of all of the photoresist elements, the sacrificial oxide layer [0087] 160 is removed using a wet etch. The result is shown in FIG. 7E. Within substrate 166 are the bit lines 104 and the implanted bit line junctions 170 and 176. If the bit line mask 168 is formed of a thick oxide layer, the sacrificial oxide layer 160 is removed together with the bit line mask.
[0088] The memory array is now finished in accordance with standard CMOS (complementary, metal-oxide semiconductor) process techniques. The two steps of interest are the gate oxide growth step and the polysilicon word line deposition. [0088]
[0089] A gate oxide layer is now thermally grown over the entire array using standard oxidation techniques. The gate oxide layer [0089] 20 is typically grown to a thickness of 30-150 Å over the channels 100.
[0090] In the array, the oxidation step causes oxide, labeled [0090] 178 in FIG. 7F, to grow over the bit lines 104. Due to the presence of the nitride in the ONO elements, little oxide is added onto the top of the ONO elements. Due to the presence of implant in the bit line, the oxide over the bit line is thick. If the bit line oxide must be even thicker, an oxidation step can also occur after the implant steps.
[0091] As noted hereinabove and as shown in FIG. 7F, when the gate oxide is grown, the gate oxide layer [0091] 20 is 2-3 times thicker over the bit lines 104 due to the presence therein of the bit line implant material. If the gate oxide is deposited, this is not true.
[0092] It is noted that the oxidation step occurs after the bit lines have been implanted. If the oxide is grown, the bit lines might diffuse outwardly for lack of an oxide cap. This can contaminate the CMOS area of the chip. In accordance with a preferred embodiment of the present invention, the oxide growth step provides a small amount of oxygen to the oven while slowly ramping the temperature therein, thereby capping the chip with a thin layer of oxide. The ramp typically begins at 700° C. Once the desired temperature is reached, the full amount of oxide should be placed in the oven. [0092]
[0093] The final step is the deposition of the polysilicon gates and word lines [0093] 22, in accordance with standard deposition techniques. The result is the row shown in FIG. 7E.
[0094] The standard CMOS backend continues at this point without any special mask to protect the array. [0094]
[0095] Reference is now briefly made to FIGS. 8A and 8B which show alternative embodiments of the present invention for single bit NROM cells. FIG. 8A shows an NROM cell having a single pocket implant [0095] 120 on the right side of the cell while FIG. 8A shows an NROM cell having two pocket implants 120 and 122 on the right side of the cell.
[0096] It will be appreciated that the two, single bit cells of FIGS. 8A and 8B have the same properties as the double bit cells of FIGS. 4A and 4B. Thus, the improved qualities of the lateral field and channel potential of FIGS. 5A and 5B, respectively, are applicable to the cells of FIGS. 8A and 8B during programming, when the right bit line [0096] 104 is the drain.
[0097] It will further be appreciated that the selective threshold levels of FIG. 6 are also applicable to the single bit cells of FIGS. 8A and 8B. Specifically, the threshold voltage level is low (labeled [0097] 150) throughout most of the channel with peaks 152 near the right bit line junction 104.
[0098] It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described herein above. Rather the scope of the invention is defined by the claims that follow: [0098]

权利要求:
Claims (19)
[1" id="US-20010004332-A1-CLM-00001] 1. A nitride programmable read only memory (NROM) cell comprising:
a channel;
two diffusion areas on either side of said channel, each diffusion area having a junction with said channel;
an oxide-nitride-oxide (ONO) layer at least over said channel;
a polysilicon gate at least above said ONO layer; and
a pocket implant self-aligned to at least one of said junctions.
[2" id="US-20010004332-A1-CLM-00002] 2. A cell according to
claim 1 and wherein said pocket implant is formed of a single type of material.
[3" id="US-20010004332-A1-CLM-00003] 3. A cell according to
claim 1 and wherein said pocket implant is formed of two different types of materials whose locations of maximum concentration are separate from each other.
[4" id="US-20010004332-A1-CLM-00004] 4. A cell according to
claim 3 and wherein said two types of materials are Boron and Phosphorous and wherein said Boron has a location of maximum concentration closer to said at least one junction than the location of maximum concentration of said Phosphorous.
[5" id="US-20010004332-A1-CLM-00005] 5. A cell according to
claim 1 and wherein a programmed bit has negative charge and an erased bit has positive charge stored in a portion of said ONO layer near said at least one of said junctions.
[6" id="US-20010004332-A1-CLM-00006] 6. A cell according to
claim 1 and wherein said at least one of said junctions is both of said junctions.
[7" id="US-20010004332-A1-CLM-00007] 7. A cell according to
claim 1 and wherein the two oxide layers of the ONO layer are of 50-100 Å and the nitride layer is 20-50 Å.
[8" id="US-20010004332-A1-CLM-00008] 8. A cell according to
claim 4 and wherein said Boron implant is 30-120 Kev up to a dose of 1-5×10¹³per cm²and wherein said Phosphorous implant is 30-100 Kev up to a dose of 0.5-2.5×10¹³per cm².
[9" id="US-20010004332-A1-CLM-00009] 9. A nitride programmable read only memory (NROM) cell comprising:
a channel;
two diffusion areas on either side of said channel, each diffusion area having a junction with said channel;
an ONO layer at least over said channel;
a polysilicon gate at least above said ONO layer; and
a threshold voltage level implant which has a low voltage level in a central area of said channel and which has a peak of high voltage level near at least one of said junctions.
[10" id="US-20010004332-A1-CLM-00010] 10. A cell according to
claim 9 and wherein a programmed bit has negative charge and an erased bit has positive charge stored in a portion of said ONO layer near one of said peaks of threshold voltage.
[11" id="US-20010004332-A1-CLM-00011] 11. A cell according to
claim 9 and wherein a programmed bit raises the effective threshold voltage level in the area of said peak to a level above said high voltage level and an erased bit lowers the effective threshold voltage level in the area of said peak to said low voltage level.
[12" id="US-20010004332-A1-CLM-00012] 12. A cell according to
claim 9 and wherein said at least one of said junctions is both of said junctions.
[13" id="US-20010004332-A1-CLM-00013] 13. A nitride programmable read only memory (NROM) cell comprising:
a channel;
two diffusion areas on either side of said channel, each diffusion area having a junction with said channel;
an ONO layer at least over said channel;
a polysilicon gate at least above said ONO layer; and
a thin area of effective programming and erasing located near at least one of said junctions.
[14" id="US-20010004332-A1-CLM-00014] 14. A cell according to
claim 13 and wherein said at least one of said junctions is both of said junctions.
[15" id="US-20010004332-A1-CLM-00015] 15. A nitride programmable read only memory (NROM) cell comprising:
a channel;
two diffusion areas on either side of said channel, each diffusion area having a junction with said channel;
an ONO layer at least over said channel;
a polysilicon gate at least above said ONO layer; and
means for enabling generally full erasure of previously programmed charge.
[16" id="US-20010004332-A1-CLM-00016] 16. A nitride programmable read only memory (NROM) cell comprising:
a channel;
two diffusion areas on either side of said channel, each diffusion area having a junction with said channel;
an ONO layer at least over said channel;
a polysilicon gate at least above said ONO layer;
wherein a programmed bit has negative charge and an erased bit has positive charge stored in portions of said ONO layer near at least one of said junctions.
[17" id="US-20010004332-A1-CLM-00017] 17. A cell according to
claim 16 wherein the amount of negative charge to be stored is less than twice a standard unit of negative charge.
[18" id="US-20010004332-A1-CLM-00018] 18. A cell according to
claim 16 wherein a programmed bit has a reduced electric field therein.
[19" id="US-20010004332-A1-CLM-00019] 19. A cell according to
claim 16 and wherein said at least one of said junctions is both of said junctions.

类似技术:

公开号 | 公开日 | 专利标题

US6477084B2|2002-11-05|NROM cell with improved programming, erasing and cycling

US6348711B1|2002-02-19|NROM cell with self-aligned programming and erasure areas

US6201282B1|2001-03-13|Two bit ROM cell and process for producing same

US6436768B1|2002-08-20|Source drain implant during ONO formation for improved isolation of SONOS devices

US7057931B2|2006-06-06|Flash memory programming using gate induced junction leakage current

US7986556B2|2011-07-26|Methods of operating non-volatile memory devices

US5652447A|1997-07-29|Flash EEPROM memory with reduced column leakage current

US6468865B1|2002-10-22|Method of simultaneous formation of bitline isolation and periphery oxide

US20020182829A1|2002-12-05|Method for forming nitride read only memory with indium pocket region

US6287917B1|2001-09-11|Process for fabricating an MNOS flash memory device

US6482708B2|2002-11-19|Nonvolatile memory device and method for manufacturing the same

KR100944649B1|2010-03-04|Non-volatile memory and method of forming thereof

KR100884788B1|2009-02-23|Dual bit multi-level ballistic monos memory, and manufacturing method, programming, and operation process for the memory

US6294430B1|2001-09-25|Nitridization of the pre-ddi screen oxide

US7678674B1|2010-03-16|Memory cell dual pocket implant

US20070087503A1|2007-04-19|Improving NROM device characteristics using adjusted gate work function

US6329273B1|2001-12-11|Solid-source doping for source/drain to eliminate implant damage

US6867463B2|2005-03-15|Silicon nitride read-only-memory

US6735124B1|2004-05-11|Flash memory device having four-bit cells

US6025229A|2000-02-15|Method of fabricating split-gate source side injection flash memory array

US7544991B2|2009-06-09|Non-volatile memory device and methods of manufacturing and operating the same

US6852594B1|2005-02-08|Two-step source side implant for improving source resistance and short channel effect in deep sub-0.18μm flash memory technology

JP2008153424A|2008-07-03|Semiconductor memory device, and method for recording information to semiconductor memory device

同族专利:

公开号 | 公开日

US6477084B2|2002-11-05|

US6215148B1|2001-04-10|

AU3845399A|1999-12-06|

EP1082763A4|2003-01-02|

EP1082763A1|2001-03-14|

WO1999060631A1|1999-11-25|

JP2002516491A|2002-06-04|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

US20020105591A1|2001-02-06|2002-08-08|Olympus Optical Co., Ltd.|Solid-state image pickup apparatus and fabricating method thereof|

US20030235075A1|2002-06-21|2003-12-25|Micron Technology, Inc.|Vertical NROM having a storage density of 1bit per 1F2|

US20040130934A1|2002-06-21|2004-07-08|Micron Technology, Inc.|NROM memory cell, memory array, related devices and methods|

US6830963B1|2003-10-09|2004-12-14|Micron Technology, Inc.|Fully depleted silicon-on-insulator CMOS logic|

US20040265011A1|2003-06-30|2004-12-30|Kiyonori Tsuda|Powder transport apparatus and image forming apparatus that can stabilize replenishment of powder|

US20050001229A1|2003-07-01|2005-01-06|Leonard Forbes|Apparatus and method for split transistor memory having improved endurance|

US20050030794A1|2003-08-07|2005-02-10|Micron Technology, Inc.|Method for erasing an NROM cell|

US20050030792A1|2003-08-07|2005-02-10|Micron Technology, Inc.|Method for programming and erasing an nrom cell|

US6878991B1|2004-01-30|2005-04-12|Micron Technology, Inc.|Vertical device 4F2 EEPROM memory|

US20050106811A1|2003-11-17|2005-05-19|Micron Technology, Inc.|NROM flash memory devices on ultrathin silicon|

US20050105341A1|2003-11-04|2005-05-19|Micron Technology, Inc.|NROM flash memory with self-aligned structural charge separation|

US20050128804A1|2003-12-16|2005-06-16|Micron Technology, Inc.|Multi-state NROM device|

US20050133860A1|2003-12-17|2005-06-23|Micron Technology, Inc.|Vertical NROM NAND flash memory array|

US20050174847A1|2004-02-10|2005-08-11|Micron Technology, Inc.|Nrom flash memory cell with integrated dram|

US20050173755A1|2004-02-10|2005-08-11|Micron Technology, Inc.|NROM flash memory with a high-permittivity gate dielectric|

US20050185466A1|2004-02-24|2005-08-25|Micron Technology, Inc.|Multi-state memory cell with asymmetric charge trapping|

US20050184337A1|2004-02-24|2005-08-25|Micron Technology, Inc.|4f2 eeprom nrom memory arrays with vertical devices|

US20050205969A1|2004-03-19|2005-09-22|Sharp Laboratories Of America, Inc.|Charge trap non-volatile memory structure for 2 bits per transistor|

US20050212033A1|2004-03-24|2005-09-29|Micron Technology, Inc.|Memory device with high dielectric constant gate dielectrics and metal floating gates|

US20050247972A1|2004-05-06|2005-11-10|Micron Technology, Inc.|Ballistic direct injection NROM cell on strained silicon structures|

US20050255638A1|2003-09-05|2005-11-17|Micron Technology, Inc.|Trench corner effect bidirectional flash memory cell|

US20050277243A1|2003-12-18|2005-12-15|Micron Technology, Inc.|Flash memory having a high-permittivity tunnel dielectric|

US20060124992A1|2003-12-16|2006-06-15|Micron Technology, Inc.|NROM memory cell, memory array, related devices and methods|

KR101064765B1|2004-05-27|2011-09-14|르네사스 일렉트로닉스 가부시키가이샤|Semiconductor memory device|

US20120188821A1|2010-10-22|2012-07-26|Yimao Cai|Method for achieving four-bit storage using flash memory having splitting trench gate|

CN104979399A|2014-04-14|2015-10-14|台湾积体电路制造股份有限公司|Dislocation Stress Memorization Techniqueon Epitaxial Channel Devices|

US20160104791A1|2013-04-30|2016-04-14|Commissariat A L'energie Atomique Et Aux Energies Alternatives|Method for forming an implanted area for a heterojunction transistor that is normally blocked|

US9899475B2|2014-01-16|2018-02-20|Taiwan Semiconductor Manufacturing Co., Ltd.|Epitaxial channel with a counter-halo implant to improve analog gain|GB1297899A|1970-10-02|1972-11-29|||

JPS5027482A|1973-07-10|1975-03-20|||

US3895360A|1974-01-29|1975-07-15|Westinghouse Electric Corp|Block oriented random access memory|

US4016588A|1974-12-27|1977-04-05|Nippon Electric Company, Ltd.|Non-volatile semiconductor memory device|

US4017888A|1975-12-31|1977-04-12|International Business Machines Corporation|Non-volatile metal nitride oxide semiconductor device|

US4151021A|1977-01-26|1979-04-24|Texas Instruments Incorporated|Method of making a high density floating gate electrically programmable ROM|

US4173791A|1977-09-16|1979-11-06|Fairchild Camera And Instrument Corporation|Insulated gate field-effect transistor read-only memory array|

US4173766A|1977-09-16|1979-11-06|Fairchild Camera And Instrument Corporation|Insulated gate field-effect transistor read-only memory cell|

DE2832388C2|1978-07-24|1986-08-14|Siemens Ag, 1000 Berlin Und 8000 Muenchen|Process for the production of MNOS and MOS transistors in silicon gate technology on a semiconductor substrate|

US4360900A|1978-11-27|1982-11-23|Texas Instruments Incorporated|Non-volatile semiconductor memory elements|

DE2923995C2|1979-06-13|1985-11-07|Siemens AG, 1000 Berlin und 8000 München|Process for the production of integrated MOS circuits with MOS transistors and MNOS memory transistors in silicon gate technology|

WO1981000790A1|1979-09-13|1981-03-19|Ncr Co|Silicon gate non-volatile memory device|

DE2947350A1|1979-11-23|1981-05-27|Siemens AG, 1000 Berlin und 8000 München|METHOD FOR PRODUCING MNOS STORAGE TRANSISTORS WITH A VERY SHORT CHANNEL LENGTH IN SILICON GATE TECHNOLOGY|

US4380057A|1980-10-27|1983-04-12|International Business Machines Corporation|Electrically alterable double dense memory|

US4521796A|1980-12-11|1985-06-04|General Instrument Corporation|Memory implant profile for improved channel shielding in electrically alterable read only memory semiconductor device|

US4527257A|1982-08-25|1985-07-02|Westinghouse Electric Corp.|Common memory gate non-volatile transistor memory|

US4769340A|1983-11-28|1988-09-06|Exel Microelectronics, Inc.|Method for making electrically programmable memory device by doping the floating gate by implant|

GB2157489A|1984-03-23|1985-10-23|Hitachi Ltd|A semiconductor integrated circuit memory device|

US4667217A|1985-04-19|1987-05-19|Ncr Corporation|Two bit vertically/horizontally integrated memory cell|

US4742491A|1985-09-26|1988-05-03|Advanced Micro Devices, Inc.|Memory cell having hot-hole injection erase mode|

US5168334A|1987-07-31|1992-12-01|Texas Instruments, Incorporated|Non-volatile semiconductor memory|

US4780424A|1987-09-28|1988-10-25|Intel Corporation|Process for fabricating electrically alterable floating gate memory devices|

US4870470A|1987-10-16|1989-09-26|International Business Machines Corporation|Non-volatile memory cell having Si rich silicon nitride charge trapping layer|

US5159570A|1987-12-22|1992-10-27|Texas Instruments Incorporated|Four memory state EEPROM|

US5268870A|1988-06-08|1993-12-07|Eliyahou Harari|Flash EEPROM system and intelligent programming and erasing methods therefor|

US4941028A|1988-08-10|1990-07-10|Actel Corporation|Structure for protecting thin dielectrics during processing|

US5104819A|1989-08-07|1992-04-14|Intel Corporation|Fabrication of interpoly dielctric for EPROM-related technologies|

US5075245A|1990-08-03|1991-12-24|Intel Corporation|Method for improving erase characteristics of buried bit line flash EPROM devices without using sacrificial oxide growth and removal steps|

US5289406A|1990-08-28|1994-02-22|Mitsubishi Denki Kabushiki Kaisha|Read only memory for storing multi-data|

JP2612969B2|1991-02-08|1997-05-21|シャープ株式会社|Method for manufacturing semiconductor device|

US5424567A|1991-05-15|1995-06-13|North American Philips Corporation|Protected programmable transistor with reduced parasitic capacitances and method of fabrication|

JP3109537B2|1991-07-12|2000-11-20|日本電気株式会社|Read-only semiconductor memory device|

JP2965415B2|1991-08-27|1999-10-18|松下電器産業株式会社|Semiconductor storage device|

ES2197905T3|1991-08-29|2004-01-16|Hyundai Electronics Industries Co., Ltd.|EEPROM MEMORY CELL FLASH DOOR DIVIDED DOUBLE BIT SELF-ALIGNED.|

KR960013022B1|1991-09-11|1996-09-25|가와사끼 세이데쯔 가부시끼가이샤|Semiconductor integrated circuit|

US5175120A|1991-10-11|1992-12-29|Micron Technology, Inc.|Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors|

JP3358663B2|1991-10-25|2002-12-24|ローム株式会社|Semiconductor storage device and storage information reading method thereof|

US5260593A|1991-12-10|1993-11-09|Micron Technology, Inc.|Semiconductor floating gate device having improved channel-floating gate interaction|

US5293328A|1992-01-15|1994-03-08|National Semiconductor Corporation|Electrically reprogrammable EPROM cell with merged transistor and optiumum area|

US5654568A|1992-01-17|1997-08-05|Rohm Co., Ltd.|Semiconductor device including nonvolatile memories|

US5324675A|1992-03-31|1994-06-28|Kawasaki Steel Corporation|Method of producing semiconductor devices of a MONOS type|

EP0597124B1|1992-05-29|1998-12-09|Citizen Watch Co. Ltd.|Method of fabricating a semiconductor nonvolatile storage device|

GB9217743D0|1992-08-19|1992-09-30|Philips Electronics Uk Ltd|A semiconductor memory device|

JP3036565B2|1992-08-28|2000-04-24|日本電気株式会社|Manufacturing method of nonvolatile semiconductor memory device|

US5412238A|1992-09-08|1995-05-02|National Semiconductor Corporation|Source-coupling, split-gate, virtual ground flash EEPROM array|

US5418743A|1992-12-07|1995-05-23|Nippon Steel Corporation|Method of writing into non-volatile semiconductor memory|

US5319593A|1992-12-21|1994-06-07|National Semiconductor Corp.|Memory array with field oxide islands eliminated and method|

US5436481A|1993-01-21|1995-07-25|Nippon Steel Corporation|MOS-type semiconductor device and method of making the same|

US5393701A|1993-04-08|1995-02-28|United Microelectronics Corporation|Layout design to eliminate process antenna effect|

JP3317459B2|1993-04-30|2002-08-26|ローム株式会社|Nonvolatile storage element, nonvolatile storage device using the same, method of driving this storage device, and method of manufacturing this storage element|

US5350710A|1993-06-24|1994-09-27|United Microelectronics Corporation|Device for preventing antenna effect on circuit|

US5477499A|1993-10-13|1995-12-19|Advanced Micro Devices, Inc.|Memory architecture for a three volt flash EEPROM|

US5418176A|1994-02-17|1995-05-23|United Microelectronics Corporation|Process for producing memory devices having narrow buried N+ lines|

US5467308A|1994-04-05|1995-11-14|Motorola Inc.|Cross-point eeprom memory array|

JP3725911B2|1994-06-02|2005-12-14|株式会社ルネサステクノロジ|Semiconductor device|

DE69413960T2|1994-07-18|1999-04-01|St Microelectronics Srl|Non-volatile EPROM and flash EEPROM memory and method for its production|

KR100372905B1|1994-09-13|2003-05-01|애질런트 테크놀로지스, 인크.|A device and method of manufacture for frotection against plasma charging damage in advanced mos technologies|

DE4434725C1|1994-09-28|1996-05-30|Siemens Ag|Fixed value memory cell arrangement and method for the production thereof|

US5619052A|1994-09-29|1997-04-08|Macronix International Co., Ltd.|Interpoly dielectric structure in EEPROM device|

US5523251A|1994-10-05|1996-06-04|United Microelectronics Corp.|Method for fabricating a self aligned mask ROM|

US5599727A|1994-12-15|1997-02-04|Sharp Kabushiki Kaisha|Method for producing a floating gate memory device including implanting ions through an oxidized portion of the silicon film from which the floating gate is formed|

DE19505293A1|1995-02-16|1996-08-22|Siemens Ag|Multi-value read-only memory cell with improved signal-to-noise ratio|

US5518942A|1995-02-22|1996-05-21|Alliance Semiconductor Corporation|Method of making flash EPROM cell having improved erase characteristics by using a tilt angle implant|

KR100187656B1|1995-05-16|1999-06-01|김주용|Method for manufacturing a flash eeprom and the programming method|

US5656513A|1995-06-07|1997-08-12|Advanced Micro Devices, Inc.|Nonvolatile memory cell formed using self aligned source implant|

DE69528971D1|1995-06-30|2003-01-09|St Microelectronics Srl|Method of manufacturing a circuit containing non-volatile memory cells and edge transistors of at least two different types, and corresponding IC|

AU6185196A|1995-07-03|1997-02-05|Elvira Gulerson|Method of fabricating a fast programming flash e2prm cell|

KR970008496A|1995-07-04|1997-02-24|모리시다 요이치|MIS semiconductor device, manufacturing method thereof, and diagnostic method thereof|

JP3424427B2|1995-07-27|2003-07-07|ソニー株式会社|Nonvolatile semiconductor memory device|

JP2982670B2|1995-12-12|1999-11-29|日本電気株式会社|Nonvolatile semiconductor storage device and storage method|

US5847441A|1996-05-10|1998-12-08|Micron Technology, Inc.|Semiconductor junction antifuse circuit|

US5793079A|1996-07-22|1998-08-11|Catalyst Semiconductor, Inc.|Single transistor non-volatile electrically alterable semiconductor memory device|

US5768192A|1996-07-23|1998-06-16|Saifun Semiconductors, Ltd.|Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping|

WO1998006101A1|1996-08-01|1998-02-12|Siemens Aktiengesellschaft|Method of operating a storage cell arrangement|

TW318283B|1996-12-09|1997-10-21|United Microelectronics Corp|Multi-level read only memory structure and manufacturing method thereof|

TW347581B|1997-02-05|1998-12-11|United Microelectronics Corp|Process for fabricating read-only memory cells|

US5870335A|1997-03-06|1999-02-09|Agate Semiconductor, Inc.|Precision programming of nonvolatile memory cells|

US6028324A|1997-03-07|2000-02-22|Taiwan Semiconductor Manufacturing Company|Test structures for monitoring gate oxide defect densities and the plasma antenna effect|

TW381325B|1997-04-15|2000-02-01|United Microelectronics Corp|Three dimensional high density deep trench ROM and the manufacturing method thereof|

US5966603A|1997-06-11|1999-10-12|Saifun Semiconductors Ltd.|NROM fabrication method with a periphery portion|

US6768165B1|1997-08-01|2004-07-27|Saifun Semiconductors Ltd.|Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping|

US5963412A|1997-11-13|1999-10-05|Advanced Micro Devices, Inc.|Process induced charging damage control device|

US6020241A|1997-12-22|2000-02-01|Taiwan Semiconductor Manufacturing Company|Post metal code engineering for a ROM|

US6030871A|1998-05-05|2000-02-29|Saifun Semiconductors Ltd.|Process for producing two bit ROM cell utilizing angled implant|

US6063666A|1998-06-16|2000-05-16|Advanced Micro Devices, Inc.|RTCVD oxide and N2 O anneal for top oxide of ONO film|

US6034403A|1998-06-25|2000-03-07|Acer Semiconductor Manufacturing, Inc.|High density flat cell mask ROM|

US5991202A|1998-09-24|1999-11-23|Advanced Micro Devices, Inc.|Method for reducing program disturb during self-boosting in a NAND flash memory|

US6201737B1|2000-01-28|2001-03-13|Advanced Micro Devices, Inc.|Apparatus and method to characterize the threshold distribution in an NROM virtual ground array|IL125604A|1997-07-30|2004-03-28|Saifun Semiconductors Ltd|Non-volatile electrically erasable and programmble semiconductor memory cell utilizing asymmetrical charge|

US6768165B1|1997-08-01|2004-07-27|Saifun Semiconductors Ltd.|Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping|

US6348711B1|1998-05-20|2002-02-19|Saifun Semiconductors Ltd.|NROM cell with self-aligned programming and erasure areas|

JP3696791B2|1999-05-14|2005-09-21|株式会社ルネサステクノロジ|Semiconductor memory device|

JP2001148434A|1999-10-12|2001-05-29|New Heiro:Kk|Non-volatile memory cell and its usage, manufacturing method, and non-volatile memory array|

JP3829161B2|1999-10-14|2006-10-04|スパンションインク|Nonvolatile memory circuit for recording multi-bit information|

US6429063B1|1999-10-26|2002-08-06|Saifun Semiconductors Ltd.|NROM cell with generally decoupled primary and secondary injection|

JP4899241B2|1999-12-06|2012-03-21|ソニー株式会社|Nonvolatile semiconductor memory device and operation method thereof|

US6532556B1|2000-01-27|2003-03-11|Multi Level Memory Technology|Data management for multi-bit-per-cell memories|

US6438031B1|2000-02-16|2002-08-20|Advanced Micro Devices, Inc.|Method of programming a non-volatile memory cell using a substrate bias|

US6396741B1|2000-05-04|2002-05-28|Saifun Semiconductors Ltd.|Programming of nonvolatile memory cells|

JP4002712B2|2000-05-15|2007-11-07|スパンションエルエルシー|Nonvolatile semiconductor memory device and data holding method of nonvolatile semiconductor memory device|

US6275414B1|2000-05-16|2001-08-14|Advanced Micro Devices, Inc.|Uniform bitline strapping of a non-volatile memory cell|

US6538270B1|2000-05-16|2003-03-25|Advanced Micro Devices, Inc.|Staggered bitline strapping of a non-volatile memory cell|

US6593606B1|2000-05-16|2003-07-15|Advanced Micro Devices, Inc.|Staggered bitline strapping of a non-volatile memory cell|

US6618290B1|2000-06-23|2003-09-09|Advanced Micro Devices, Inc.|Method of programming a non-volatile memory cell using a baking process|

JP4837230B2|2000-07-17|2011-12-14|スパンションエルエルシー|Semiconductor non-volatile memory device and manufacturing method thereof|

US7125763B1|2000-09-29|2006-10-24|Spansion Llc|Silicided buried bitline process for a non-volatile memory cell|

US6750157B1|2000-10-12|2004-06-15|Advanced Micro Devices, Inc.|Nonvolatile memory cell with a nitridated oxide layer|

US6468865B1|2000-11-28|2002-10-22|Advanced Micro Devices, Inc.|Method of simultaneous formation of bitline isolation and periphery oxide|

US6465306B1|2000-11-28|2002-10-15|Advanced Micro Devices, Inc.|Simultaneous formation of charge storage and bitline to wordline isolation|

US6928001B2|2000-12-07|2005-08-09|Saifun Semiconductors Ltd.|Programming and erasing methods for a non-volatile memory cell|

US6614692B2|2001-01-18|2003-09-02|Saifun Semiconductors Ltd.|EEPROM array and method for operation thereof|

US6456533B1|2001-02-28|2002-09-24|Advanced Micro Devices, Inc.|Higher program VT and faster programming rates based on improved erase methods|

DE60235335D1|2001-03-15|2010-04-01|Halo Inc|Dual bit MONOS memory cell use for wide program bandwidth|

JP2002279787A|2001-03-16|2002-09-27|Hitachi Ltd|Non-volatile semiconductor memory|

JP4696383B2|2001-03-28|2011-06-08|ソニー株式会社|Method for manufacturing nonvolatile semiconductor memory device|

US6584017B2|2001-04-05|2003-06-24|Saifun Semiconductors Ltd.|Method for programming a reference cell|

US7701779B2|2006-04-27|2010-04-20|Sajfun Semiconductors Ltd.|Method for programming a reference cell|

US6493266B1|2001-04-09|2002-12-10|Advanced Micro Devices, Inc.|Soft program and soft program verify of the core cells in flash memory array|

DE10129958B4|2001-06-21|2006-07-13|Infineon Technologies Ag|Memory cell arrangement and manufacturing method|

US6436768B1|2001-06-27|2002-08-20|Advanced Micro Devices, Inc.|Source drain implant during ONO formation for improved isolation of SONOS devices|

DE10295303B4|2001-09-25|2017-07-13|Sony Corporation|Nonvolatile semiconductor memory device with charge storage film and memory peripheral circuits, method for their operation and method for their preparation|

US6630384B1|2001-10-05|2003-10-07|Advanced Micro Devices, Inc.|Method of fabricating double densed core gates in sonos flash memory|

CN1324691C|2001-10-22|2007-07-04|旺宏电子股份有限公司|Erasing method of P type channel silicon nitride ROM|

US6791396B2|2001-10-24|2004-09-14|Saifun Semiconductors Ltd.|Stack element circuit|

US6897522B2|2001-10-31|2005-05-24|Sandisk Corporation|Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements|

US6925007B2|2001-10-31|2005-08-02|Sandisk Corporation|Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements|

CN100438037C|2001-11-07|2008-11-26|旺宏电子股份有限公司|Multistage NROM memory unit and its operation method|

US6800493B2|2001-12-20|2004-10-05|Macronix International Co., Ltd.|Pre-erase manufacturing method|

DE10201304A1|2002-01-15|2003-07-31|Infineon Technologies Ag|Non-volatile semiconductor memory cell and associated manufacturing process|

US7190620B2|2002-01-31|2007-03-13|Saifun Semiconductors Ltd.|Method for operating a memory device|

US6700818B2|2002-01-31|2004-03-02|Saifun Semiconductors Ltd.|Method for operating a memory device|

US6975536B2|2002-01-31|2005-12-13|Saifun Semiconductors Ltd.|Mass storage array and methods for operation thereof|

EP1359591B1|2002-04-30|2006-07-05|STMicroelectronics S.r.l.|Method for reducing spurious erasing during programming of a nonvolatile nrom|

US6914820B1|2002-05-06|2005-07-05|Multi Level Memory Technology|Erasing storage nodes in a bi-directional nonvolatile memory cell|

US6747896B2|2002-05-06|2004-06-08|Multi Level Memory Technology|Bi-directional floating gate nonvolatile memory|

US7221591B1|2002-05-06|2007-05-22|Samsung Electronics Co., Ltd.|Fabricating bi-directional nonvolatile memory cells|

US6816412B2|2002-05-21|2004-11-09|Broadcom Corporation|Non-volatile memory cell techniques|

JP3637332B2|2002-05-29|2005-04-13|株式会社東芝|Semiconductor device and manufacturing method thereof|

DE10226964A1|2002-06-17|2004-01-08|Infineon Technologies Ag|Method for manufacturing an NROM memory cell arrangement|

US6804136B2|2002-06-21|2004-10-12|Micron Technology, Inc.|Write once read only memory employing charge trapping in insulators|

US6670672B1|2002-06-21|2003-12-30|Macronix International Co., Ltd.|Structure of discrete NROM cell|

DE10229065A1|2002-06-28|2004-01-29|Infineon Technologies Ag|Method for producing an NROM memory cell array|

US7221586B2|2002-07-08|2007-05-22|Micron Technology, Inc.|Memory utilizing oxide nanolaminates|

US6917544B2|2002-07-10|2005-07-12|Saifun Semiconductors Ltd.|Multiple use memory chip|

DE10232938B4|2002-07-19|2005-05-04|Infineon Technologies Ag|Method for producing a buried bit line for a semiconductor memory|

US6826107B2|2002-08-01|2004-11-30|Saifun Semiconductors Ltd.|High voltage insertion in flash memory cards|

DE10239491A1|2002-08-28|2004-03-18|Infineon Technologies Ag|Production of trenched bit lines in a semiconductor memory comprises using a mask which is produced whilst an auxiliary layer is applied on the whole surface and structured using a lacquer mask|

US6707078B1|2002-08-29|2004-03-16|Fasl, Llc|Dummy wordline for erase and bitline leakage|

JP2004095889A|2002-08-30|2004-03-25|Fasl Japan Ltd|Semiconductor storage device and its manufacturing method|

DE10240916A1|2002-09-04|2004-03-25|Infineon Technologies Ag|Production of a memory cell field used in charge trapping memory cells, e.g. NROM memory cells comprises forming insulating trenches between trenches whilst a hard mask is applied on or above the upper side of the semiconductor body|

DE10240893A1|2002-09-04|2004-03-18|Infineon Technologies Ag|Production of memory cell, especially NROM memory cells, comprises implanting nitrogen into the walls of a trench before forming electrically insulating layers or producing covered spacers on the walls of the trench|

DE10241990B4|2002-09-11|2006-11-09|Infineon Technologies Ag|Method for structuring layers on semiconductor devices|

US7136304B2|2002-10-29|2006-11-14|Saifun Semiconductor Ltd|Method, system and circuit for programming a non-volatile memory array|

DE10258194B4|2002-12-12|2005-11-03|Infineon Technologies Ag|Semiconductor memory with charge-trapping memory cells and manufacturing process|

JP4572500B2|2002-12-27|2010-11-04|ソニー株式会社|Nonvolatile semiconductor memory device and operation method thereof|

US7151292B1|2003-01-15|2006-12-19|Spansion Llc|Dielectric memory cell structure with counter doped channel region|

US6967896B2|2003-01-30|2005-11-22|Saifun Semiconductors Ltd|Address scramble|

US7178004B2|2003-01-31|2007-02-13|Yan Polansky|Memory array programming circuit and a method for using the circuit|

JP4256198B2|2003-04-22|2009-04-22|株式会社東芝|Data storage system|

US7142464B2|2003-04-29|2006-11-28|Saifun Semiconductors Ltd.|Apparatus and methods for multi-level sensing in a memory array|

DE10324052B4|2003-05-27|2007-06-28|Infineon Technologies Ag|Method for producing a semiconductor memory with charge trapping memory cells|

US6979857B2|2003-07-01|2005-12-27|Micron Technology, Inc.|Apparatus and method for split gate NROM memory|

JP3724648B2|2003-10-01|2005-12-07|セイコーエプソン株式会社|Manufacturing method of semiconductor device|

US6962849B1|2003-12-05|2005-11-08|Advanced Micro Devices, Inc.|Hard mask spacer for sublithographic bitline|

US6872609B1|2004-01-12|2005-03-29|Advanced Micro Devices, Inc.|Narrow bitline using Safier for mirrorbit|

US6958272B2|2004-01-12|2005-10-25|Advanced Micro Devices, Inc.|Pocket implant for complementary bit disturb improvement and charging improvement of SONOS memory cell|

US7151692B2|2004-01-27|2006-12-19|Macronix International Co., Ltd.|Operation scheme for programming charge trapping non-volatile memory|

US7018868B1|2004-02-02|2006-03-28|Advanced Micro Devices, Inc.|Disposable hard mask for memory bitline scaling|

US6927145B1|2004-02-02|2005-08-09|Advanced Micro Devices, Inc.|Bitline hard mask spacer flow for memory cell scaling|

US7209389B2|2004-02-03|2007-04-24|Macronix International Co., Ltd.|Trap read only non-volatile memory |

DE102004006505B4|2004-02-10|2006-01-26|Infineon Technologies Ag|Charge trapping memory cell and manufacturing process|

DE102004010840B4|2004-03-05|2006-01-05|Infineon Technologies Ag|A method of operating an electrically writable and erasable nonvolatile memory cell and a memory device for electrically nonvolatile memory|

US7158411B2|2004-04-01|2007-01-02|Macronix International Co., Ltd.|Integrated code and data flash memory|

US7652930B2|2004-04-01|2010-01-26|Saifun Semiconductors Ltd.|Method, circuit and system for erasing one or more non-volatile memory cells|

US7075828B2|2004-04-26|2006-07-11|Macronix International Co., Intl.|Operation scheme with charge balancing erase for charge trapping non-volatile memory|

US7164603B2|2004-04-26|2007-01-16|Yen-Hao Shih|Operation scheme with high work function gate and charge balancing for charge trapping non-volatile memory|

US7209390B2|2004-04-26|2007-04-24|Macronix International Co., Ltd.|Operation scheme for spectrum shift in charge trapping non-volatile memory|

US7187590B2|2004-04-26|2007-03-06|Macronix International Co., Ltd.|Method and system for self-convergent erase in charge trapping memory cells|

US7133313B2|2004-04-26|2006-11-07|Macronix International Co., Ltd.|Operation scheme with charge balancing for charge trapping non-volatile memory|

US20050251617A1|2004-05-07|2005-11-10|Sinclair Alan W|Hybrid non-volatile memory system|

US6989320B2|2004-05-11|2006-01-24|Advanced Micro Devices, Inc.|Bitline implant utilizing dual poly|

US7176113B1|2004-06-07|2007-02-13|Spansion Llc|LDC implant for mirrorbit to improve Vt roll-off and form sharper junction|

US7366025B2|2004-06-10|2008-04-29|Saifun Semiconductors Ltd.|Reduced power programming of non-volatile cells|

US7190614B2|2004-06-17|2007-03-13|Macronix International Co., Ltd.|Operation scheme for programming charge trapping non-volatile memory|

KR100663344B1|2004-06-17|2007-01-02|삼성전자주식회사|non-volatile flash memory device having at least two different channel concentrations and fabrication method thereof|

US20060007732A1|2004-07-06|2006-01-12|Macronix International Co., Ltd.|Charge trapping non-volatile memory and method for operating same|

US7106625B2|2004-07-06|2006-09-12|Macronix International Co, Td|Charge trapping non-volatile memory with two trapping locations per gate, and method for operating same|

US6903410B1|2004-08-02|2005-06-07|Macronix International Co., Ltd|Electrically erasable programmable read only memory cell and programming method thereof|

US7638850B2|2004-10-14|2009-12-29|Saifun Semiconductors Ltd.|Non-volatile memory structure and method of fabrication|

JP2006120719A|2004-10-19|2006-05-11|Fujitsu Ltd|Nonvolatile semiconductor memory device and manufacturing method therefor|

US7133317B2|2004-11-19|2006-11-07|Macronix International Co., Ltd.|Method and apparatus for programming nonvolatile memory|

US20060113586A1|2004-11-29|2006-06-01|Macronix International Co., Ltd.|Charge trapping dielectric structure for non-volatile memory|

CN100386883C|2004-12-15|2008-05-07|旺宏电子股份有限公司|Non-volatile memory unit and its operating method and non-volatile internal memory|

US8482052B2|2005-01-03|2013-07-09|Macronix International Co., Ltd.|Silicon on insulator and thin film transistor bandgap engineered split gate memory|

US7315474B2|2005-01-03|2008-01-01|Macronix International Co., Ltd|Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays|

US8053812B2|2005-03-17|2011-11-08|Spansion Israel Ltd|Contact in planar NROM technology|

US7158420B2|2005-04-29|2007-01-02|Macronix International Co., Ltd.|Inversion bit line, charge trapping non-volatile memory and method of operating same|

JP5116987B2|2005-05-23|2013-01-09|ルネサスエレクトロニクス株式会社|Integrated semiconductor nonvolatile memory device|

US8400841B2|2005-06-15|2013-03-19|Spansion Israel Ltd.|Device to program adjacent storage cells of different NROM cells|

US7184313B2|2005-06-17|2007-02-27|Saifun Semiconductors Ltd.|Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cells|

US7786512B2|2005-07-18|2010-08-31|Saifun Semiconductors Ltd.|Dense non-volatile memory array and method of fabrication|

US7468299B2|2005-08-04|2008-12-23|Macronix International Co., Ltd.|Non-volatile memory cells and methods of manufacturing the same|

US20070036007A1|2005-08-09|2007-02-15|Saifun Semiconductors, Ltd.|Sticky bit buffer|

US7668017B2|2005-08-17|2010-02-23|Saifun Semiconductors Ltd.|Method of erasing non-volatile memory cells|

US8330232B2|2005-08-22|2012-12-11|Macronix International Co., Ltd.|Nonvolatile memory device and method of forming the same|

US7678674B1|2005-08-26|2010-03-16|Spansion Llc|Memory cell dual pocket implant|

US8116142B2|2005-09-06|2012-02-14|Infineon Technologies Ag|Method and circuit for erasing a non-volatile memory cell|

US20080025084A1|2005-09-08|2008-01-31|Rustom Irani|High aspect ration bitline oxides|

US7881123B2|2005-09-23|2011-02-01|Macronix International Co., Ltd.|Multi-operation mode nonvolatile memory|

US20070087503A1|2005-10-17|2007-04-19|Saifun Semiconductors, Ltd.|Improving NROM device characteristics using adjusted gate work function|

US7242622B2|2005-12-06|2007-07-10|Macronix International Co., Ltd.|Methods to resolve hard-to-erase condition in charge trapping non-volatile memory|

US7473589B2|2005-12-09|2009-01-06|Macronix International Co., Ltd.|Stacked thin film transistor, non-volatile memory devices and methods for fabricating the same|

US7763927B2|2005-12-15|2010-07-27|Macronix International Co., Ltd.|Non-volatile memory device having a nitride-oxide dielectric layer|

US7742339B2|2006-01-10|2010-06-22|Saifun Semiconductors Ltd.|Rd algorithm improvement for NROM technology|

US7808818B2|2006-01-12|2010-10-05|Saifun Semiconductors Ltd.|Secondary injection for NROM|

US7760554B2|2006-02-21|2010-07-20|Saifun Semiconductors Ltd.|NROM non-volatile memory and mode of operation|

US8253452B2|2006-02-21|2012-08-28|Spansion Israel Ltd|Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same|

US7692961B2|2006-02-21|2010-04-06|Saifun Semiconductors Ltd.|Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injectionand by channel hot-electroninjection|

JP4646837B2|2006-03-13|2011-03-09|ルネサスエレクトロニクス株式会社|Manufacturing method of semiconductor device|

US7907450B2|2006-05-08|2011-03-15|Macronix International Co., Ltd.|Methods and apparatus for implementing bit-by-bit erase of a flash memory device|

WO2008032326A2|2006-09-12|2008-03-20|Saifun Semiconductors Ltd.|Methods, circuits and systems for reading non-volatile memory cells|

JP4965948B2|2006-09-21|2012-07-04|ルネサスエレクトロニクス株式会社|Semiconductor device|

US7811890B2|2006-10-11|2010-10-12|Macronix International Co., Ltd.|Vertical channel transistor structure and manufacturing method thereof|

US8772858B2|2006-10-11|2014-07-08|Macronix International Co., Ltd.|Vertical channel memory and manufacturing method thereof and operating method using the same|

US20080111182A1|2006-11-02|2008-05-15|Rustom Irani|Forming buried contact etch stop layerin semiconductor devices self-aligned to diffusion|

US7811887B2|2006-11-02|2010-10-12|Saifun Semiconductors Ltd.|Forming silicon trench isolationin semiconductor devices self-aligned to diffusion|

US7916550B2|2006-11-17|2011-03-29|Macronix International Co., Ltd.|Method and apparatus for operating nonvolatile memory with floating voltage at one of the source and drain regions|

US8410543B2|2007-02-01|2013-04-02|Renesas Electronics Corporation|Semiconductor storage device and manufacturing method thereof|

US8223540B2|2007-02-02|2012-07-17|Macronix International Co., Ltd.|Method and apparatus for double-sided biasing of nonvolatile memory|

US20080192544A1|2007-02-13|2008-08-14|Amit Berman|Error correction coding techniques for non-volatile memory|

US20090039414A1|2007-08-09|2009-02-12|Macronix International Co., Ltd.|Charge trapping memory cell with high speed erase|

JP2008028410A|2007-08-27|2008-02-07|Renesas Technology Corp|Method of manufacturing semiconductor device|

US20090065841A1|2007-09-06|2009-03-12|Assaf Shappir|SILICON OXY-NITRIDELINER, SUCH AS OPTIONALLY FOR NON-VOLATILE MEMORY CELLS|

US8098525B2|2007-09-17|2012-01-17|Spansion Israel Ltd|Pre-charge sensing scheme for non-volatile memory |

US7864588B2|2007-09-17|2011-01-04|Spansion Israel Ltd.|Minimizing read disturb in an array flash cell|

US20090109755A1|2007-10-24|2009-04-30|Mori Edan|Neighbor block refresh for non-volatile memory|

US8339865B2|2007-11-01|2012-12-25|Spansion Israel Ltd|Non binary flash array architecture and method of operation|

US7924628B2|2007-11-14|2011-04-12|Spansion Israel Ltd|Operation of a non-volatile memory array|

US7945825B2|2007-11-25|2011-05-17|Spansion Isreal, Ltd|Recovery while programming non-volatile memory |

US8189397B2|2008-01-08|2012-05-29|Spansion Israel Ltd|Retention in NVM with top or bottom injection|

JP2009302269A|2008-06-13|2009-12-24|Renesas Technology Corp|Method of manufacturing semiconductor device, and semiconductor device|

US20110001179A1|2009-07-03|2011-01-06|Renesas Electronics Corporation|Semiconductor device and manufacturing method of the same|

US8982636B2|2009-07-10|2015-03-17|Macronix International Co., Ltd.|Accessing method and a memory using thereof|

US8385147B2|2010-03-30|2013-02-26|Silicon Storage Technology, Inc.|Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features|

US8471328B2|2010-07-26|2013-06-25|United Microelectronics Corp.|Non-volatile memory and manufacturing method thereof|

US9240405B2|2011-04-19|2016-01-19|Macronix International Co., Ltd.|Memory with off-chip controller|

US9224814B2|2014-01-16|2015-12-29|Taiwan Semiconductor Manufacturing Co., Ltd.|Process design to improve transistor variations and performance|

US9236445B2|2014-01-16|2016-01-12|Taiwan Semiconductor Manufacturing Co., Ltd.|Transistor having replacement gate and epitaxially grown replacement channel region|

US9184234B2|2014-01-16|2015-11-10|Taiwan Semiconductor Manufacturing Co., Ltd.|Transistor design|

US9525031B2|2014-03-13|2016-12-20|Taiwan Semiconductor Manufacturing Co., Ltd.|Epitaxial channel|

法律状态:
2002-10-17| STCF| Information on status: patent grant|Free format text: PATENTED CASE |

2006-04-26| FPAY| Fee payment|Year of fee payment: 4 |

2010-04-28| FPAY| Fee payment|Year of fee payment: 8 |

2014-05-05| FPAY| Fee payment|Year of fee payment: 12 |

2016-08-15| AS| Assignment|Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:039676/0237 Effective date: 20160805 |

2018-10-16| AS| Assignment|Owner name: MORGAN STANLEY SENIOR FUNDING, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:047797/0854 Effective date: 20171229 |

优先权:

申请号 | 申请日 | 专利标题

US09/082,280|US6215148B1|1998-05-20|1998-05-20|NROM cell with improved programming, erasing and cycling|

US09/778,502|US6477084B2|1998-05-20|2001-02-07|NROM cell with improved programming, erasing and cycling|US09/778,502| US6477084B2|1998-05-20|2001-02-07|NROM cell with improved programming, erasing and cycling|

[返回顶部]